# BEST AVAILABLE COPY

11/22/2006 14:31

MENDONSA

PAGE 15/18

Application No. 10/651,523 Amendment dated November 22, 2006 Response to Office Action of August 22, 2006

5035372526

Atty. Docket No. 42P15451 Examiner Le, Dieu-Minh T. TC/A.U. 2114

#### Remarks

Applicants respectfully request reconsideration of the present U.S. Patent application as amended herein. Claim 23 has been amended. No claims have been added or canceled. Thus, claims 1-27 are pending.

### AMENDMENTS TO THE SPECIFICATION

The first page of the specification has been amended to provide application numbers for the identified related applications.

# CLAIM REJECTIONS - 35 U.S.C. § 103(a)

Claims 1-27 were rejected as being unpatentable over U.S. Patent No. 6,058,491 issued to Bossen, et al. (*Bossen*) in view of U.S. Patent No. 6,023,772 issued to Fleming, et al. (*Fleming*). For at least the reasons set forth below, Applicants submit that claims 1-27 are not rendered obvious by *Bossen* and *Fleming*.

#### Claim 1 recites:

storing an architectural state of a processor corresponding to a first checkpoint;

storing non-deterministic events that occur subsequent to the storage of the first checkpoint;

determining whether an processing error has occurred subsequent to the storage of the first checkpoint; and

restoring the architectural state of the processor corresponding to the first checkpoint and re-executing the non-deterministic events if a processing error is detected.

# Similarly, claim 15 recites:

means for storing an architectural state of a processor corresponding to a first checkpoint;

Application No. 10/651,523 Amendment dated November 22, 2006 Response to Office Action of August 22, 2006

5035372526

Atty. Docket No. 42P15451 Examiner Le, Dieu-Minh T. TC/A.U. 2114

means for storing non-deterministic events that occur subsequent to the storage of the first checkpoint;

means for determining whether an processing error has occurred subsequent to the storage of the first checkpoint; and means for restoring the architectural state of the processor corresponding to the first checkpoint and re-executing the nondeterministic events if a processing error is detected.

Thus, Applicants claim storing an architectural state corresponding to a checkpoint and non-deterministic events subsequent to the checkpoint. If an error occurs after the checkpoint, the architectural state is restored from the checkpoint and the nondeterministic events are re-executed.

Bossen discloses storing the internal state information of one of the processors at each checkpoint. See col. 5, lines 52-55. Bossen also discloses storing the old values from the two most recently modified registers in a lookback state. See col. 6, lines 11-14. The processor results of the two processes are compared after each macro-instruction. See col. 7, lines 1-2. When an error is detected, an error-free architectural state is achieved by rolling back the architectural state stored in the register file using the lookback state to obtain the architectural state from two instructions back. See col. 6, lines 38-41; col. 7, lines 19-32 and Figure 6.

Because, according to Bossen, the results are compared after each instruction so that an error will be discovered quickly enough that an error-free state can be achieved by simply stepping back, the architectural state of the processor does not need to be checked at the checkpoints. Therefore, Bossen teaches away from the checkpoints as claimed in claims 1 and 15.

Fleming discloses storage of non-deterministic event information as incurring substantial processing overhead and a problem to be overcome. See col. 2, liens 62-65. Application No. 10/651,523 Amendment dated November 22, 2006 Response to Office Action of August 22, 2006 Atty. Docket No. 42P15451 Examiner Le, Dieu-Minh T. TC/A.U. 2114

Further, *Fleming* discloses roll-back as generally not attractive. See. col. 3, lines 3-5. Therefore, neither *Fleming* nor *Bossen* provide any motivation for the combination as proposed in the Office Action.

Nevertheless, even if *Fleming* and *Bossen* are combined, *Fleming* discloses storing non-deterministic event information so that the same output may be generated. *Fleming* does not disclose re-executing the non-deterministic events. Therefore, even if *Fleming* and *Bossen* are combined, the result is not the invention as claimed in claims 1 and 15.

Claims 2-14 depend from claim 1. Claims 16 and 17 depend from claim 15.

Because dependent claims include the limitations of the claims from which they depend,

Applicants submit that claims 2-14, 16 and 17 are not rendered obvious by *Bossen* and

Fleming for at least the reasons set forth above.

#### Claim 23 recites:

leading thread execution circuitry to execute a leading thread of instructions;

trailing thread execution circuitry to execute a trailing thread of instructions;

a memory controller coupled with the leading thread execution circuitry; and

a memory coupled with the leading thread execution circuitry and the trailing thread execution circuitry to store information related to nondeterministic events, wherein the information related to non-deterministic events is stored at least until a subsequent checkpoint is validated and the non-deterministic events are re-executed if a processing error is detected.

Thus, Applicants claim leading thread execution circuitry, trailing thread execution circuitry where the trailing thread execution circuitry stores information related to non-deterministic events. The information related to non-deterministic events is stored at least until a subsequent checkpoint is validated.

Application No. 10/651,523 Amendment dated November 22, 2006 Response to Office Action of August 22, 2006

Atty. Docket No. 42P15451 Examiner Le, Dieu-Minh T. TC/A.U. 2114

As discussed above, neither *Bossen* nor *Fleming* provide motivation for the combination suggested in the Office Action. Further, even if *Bossen* and *Fleming* are combined the result is not an architecture in which the non-deterministic events are reexecuted if a processing error is detected. Therefore, no combination of *Bossen* and *Fleming* can teach or suggest the invention as claimed in claim 23.

Claims 24-27 depend from claim 23. Because dependent claims include the limitations of the claims from which they depend, Applicants submit that claims 24-27 are not rendered obvious by *Bossen* and *Fleming* for at least the reasons set forth above.

## CONCLUSION

For at least the foregoing reasons, Applicants submit that the rejections have been overcome. Therefore, claims 1-27 are in condition for allowance and such action is earnestly solicited. The Examiner is respectfully requested to contact the undersigned by telephone if such contact would further the examination of the present application.

Please charge any shortages and credit any overcharges to our Deposit Account number 02-2666.

Respectfully submitted, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP

Date: NW 22, 2006

Paul A. Mendonsa Attorney for Applicant Reg. No. 42,879

12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026 (503) 439-8778